Distributed by:



# www.Jameco.com + 1-800-831-4242

The content and copyrights of the attached material are the property of its owner.

# TRI-STATE® 64-Bit Random Access Memories

### **General Description**

The DM7599/DM8599 is a fully decoded 64-bit RAM organized as 16 4-bit words. The memory is addressed by applying a binary number to the four address inputs. After addressing, information may be either written into or read from the memory. To write, both the memory enable and the write enable inputs must be in the logical "0" state. Information applied to the four write inputs will then be written into the addressed location. To read information from the memory enable input must be in the logical "0" state and the write enable input must be in the logical "0" state and the write enable input in the logical "1" state. Information will be read as the complement of what was written into the memory. When the memory enable input is in the logical "1" state, the outputs will go to the high-impedance state. This allows up to 128 memories to be connected to a common bus line without the use of pull-up resistors. All memo-

# Jameco Part Number 49883

ries except one are gated into the high impedance state while the one selected memory exhibits the normal low impedance output characteristics of TTL.

#### **Features**


- TRI-STATE outputs
- Same pin-out as DM5489/DM7489
- Organized as 16, 4-bit words
- Expandable to 2048, 4-bit words without additional resistors (DM8599 only)
- Typical access from chip enable

20 ns

■ Typical access time

28 ns

#### **Connection Diagram**




#### 7599 (J); 8599 (N)

#### **Truth Table**

Memory Enable	Write Enable	Operation	Outputs			
L	L	Write	Hi-Z			
L	н	Read	Complement of			
			Data Stored in			
			Memory			
Н	×	Hold	Hi-Z			

#### **Logic Diagram**



7-104

# Additional Devices

# Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

Parameter		Conditions			Units			
				Min	Typ (1)	Max		
VIH	High Level Input Voltage	V <sub>CC</sub> = Min		2			V	
VIL	Low Level Input Voltage	V <sub>CC</sub> = Min				0.8	V	
Vi	Input Clamp Voltage	V <sub>CC</sub> = Min, I <sub>I</sub> = -12 mA				1.5	V	
10H	High Level Output Current		DM75			-2.0	mA	
			DM85			-5.2		
Vон	High Level Output Voltage	V <sub>CC</sub> = Min, V <sub>IH</sub> = 2 V V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = Max				2.4	V	
loL	Low Level Output Current					12	mA	
VOL	Low Level Output Voltage	V <sub>CC</sub> = Min, V <sub>IH</sub> = 2 V V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 12 mA				0.4	V	
0(011)	Off State (High Impedance State) Output Current		V <sub>O</sub> = 0.4 V			-40	μА	
		V <sub>CC</sub> = Max	V <sub>O</sub> = 2.4 V			40		
Ŋ	Input Current at Maximum Input Voltage	V <sub>CC</sub> = Max, V <sub>I</sub> = 5.5 V				1	mA	
ηн	High Level Input Current	V <sub>CC</sub> = Max, V <sub>I</sub> = 2.4 V				40	μА	
IIL	Low Level Input Current	V <sub>CC</sub> = Max, V <sub>I</sub> = 0.4 V				-1.6	mA.	
los	Short Circuit Output Current	V <sub>CC</sub> = Max (2)		-30		-70	mA	
ICC	Supply Current	V <sub>CC</sub> = Max			80	120	mA	


Note 1: All typical values are at  $V_{CC} = 5 \text{ V}$  and  $T_A = 25 ^{\circ}\text{C}$ . Note 2: Not more than one output should be shorted at a time.

# Switching Characteristics V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C


1,1,000						DM75/85			
Parameter		From (Input)	To (Output)	Conditions	99			Units	
					Min	Тур	Max		
tPLH		Propagation Delay Time, Low-to-High Level Output  Address Output				27	45	ns	
tPHL	Propagation Delay Time, High-to-Low Level Output		Address	Output	$C_L = 50 \text{ pF, } R_L = 400 \Omega$		28	45	ns
<sup>†</sup> ZH	Output Enable High Level	Time to	ME	Output			14	20	ns
†ZL	Output Enable Low Level	e Time to	ME	Output			19	30	ns
†HZ	Output Disable Time from High Level		МЕ	Output	$C_L = 5 \text{ pF}, R_L = 400 \Omega$		12	20	ns
†LZ	Output Disable Time from Low Level		ME	Output			21	30	ns
<sup>†</sup> SETUP	Setup Time	Address				0	17		ns
		Data				0	-15	<u> </u>	ns
tHOLD	Hold Time	Address				5	-7		ns
		Data				0	-14		ns
twp	Write Enable Pulse Width					40	23		ns
†SR	Sense Recovery Time						42	60	ns

# **Typical Performance Curves**


**Delay From Address** To Output




Delay From Enable To




Delay From Enable To




Minimum Write Pulse




Logical "0" Output Voltage vs Sink




Logical "1" Output Voltage vs Source Current



Sense Recovery Time




Delay From Enable To **Output vs Load** 




#### **Test Circuit**

Test Circuit For Delay Vs Load Capacitance




Note: In a typical application the output of the TRI-STATE memories might be wired together and one would be switching to the low impedance state at the same time the circuit previously selected would be switching back into the high impedance state. The measurements of delay versus load capacitance were made under conditions which simulate actual operating conditions in an application. (See test circuit.)




# **Switching Time Waveforms**

**Additional Devices** 

**AC Test Circuit** 





**Note:** The pulse generator has the following characteristics: V = 3.0 V,  $t_f$  = 15 ns.  $t_f$  = 5.0 ns, f = 500 kHz, duty cycle = 50%,  $Z_{OUT}$  = 50  $\Omega$ ,  $V_t$  = 1.3 V @ 25°C.