

Distributed by:



www.Jameco.com ♦ 1-800-831-4242

The content and copyrights of the attached material are the property of its owner.



TRI-STATE® 64-Bit Random Access Memories

General Description

The DM7599/DM8599 is a fully decoded 64-bit RAM organized as 16 4-bit words. The memory is addressed by applying a binary number to the four address inputs. After addressing, information may be either written into or read from the memory. To write, both the memory enable and the write enable inputs must be in the logical "0" state. Information applied to the four write inputs will then be written into the addressed location. To read information from the memory the memory enable input must be in the logical "0" state and the write enable input in the logical "1" state. Information will be read as the complement of what was written into the memory. When the memory enable input is in the logical "1" state, the outputs will go to the high-impedance state. This allows up to 128 memories to be connected to a common bus line without the use of pull-up resistors. All memo-


Jameco Part Number 49883

ries except one are gated into the high impedance state while the one selected memory exhibits the normal low impedance output characteristics of TTL.

Features

- TRI-STATE outputs
- Same pin-out as DM5489/DM7489
- Organized as 16, 4-bit words
- Expandable to 2048, 4-bit words without additional resistors (DM8599 only)
- Typical access from chip enable 20 ns
- Typical access time 28 ns

Connection Diagram




7599 (J); 8599 (N)

Truth Table

Memory Enable	Write Enable	Operation	Outputs
L	L	Write	Hi-Z
L	H	Read	Complement of Data Stored in Memory
H	X	Hold	Hi-Z

Logic Diagram



**Electrical Characteristics** over recommended operating free-air temperature range (unless otherwise noted)

Parameter		Conditions		DM75/85			Units
				99			
				Min	Typ (1)	Max	
V _{IH}	High Level Input Voltage	V _{CC} = Min		2			V
V _{IL}	Low Level Input Voltage	V _{CC} = Min				0.8	V
V _I	Input Clamp Voltage	V _{CC} = Min, I _I = -12 mA				-1.5	V
I _{OH}	High Level Output Current		DM75			-2.0	mA
			DM85			-5.2	
V _{OH}	High Level Output Voltage	V _{CC} = Min, V _{IH} = 2 V V _{IL} = 0.8 V, I _{OH} = Max				2.4	V
I _{OL}	Low Level Output Current					12	mA
V _{OL}	Low Level Output Voltage	V _{CC} = Min, V _{IH} = 2 V V _{IL} = 0.8 V, I _{OL} = 12 mA				0.4	V
I _{O(OFF)}	Off State (High Impedance State) Output Current	V _{CC} = Max	V _O = 0.4 V			-40	μA
			V _O = 2.4 V			40	
I _I	Input Current at Maximum Input Voltage	V _{CC} = Max, V _I = 5.5 V				1	mA
I _{IH}	High Level Input Current	V _{CC} = Max, V _I = 2.4 V				40	μA
I _{IL}	Low Level Input Current	V _{CC} = Max, V _I = 0.4 V				-1.6	mA
I _{OS}	Short Circuit Output Current	V _{CC} = Max (2)		-30		-70	mA
I _{CC}	Supply Current	V _{CC} = Max			80	120	mA

Note 1: All typical values are at V_{CC} = 5 V and T_A = 25°C.

Note 2: Not more than one output should be shorted at a time.


Switching Characteristics V_{CC} = 5 V, T_A = 25°C

Parameter		From (Input)	To (Output)	Conditions	DM75/85			Units
					99			
					Min	Typ	Max	
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	Address	Output	C _L = 50 pF, R _L = 400 Ω		27	45	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	Address	Output			28	45	ns
t _{ZH}	Output Enable Time to High Level	ME	Output			14	20	ns
t _{ZL}	Output Enable Time to Low Level	ME	Output			19	30	ns
t _{HZ}	Output Disable Time from High Level	ME	Output	C _L = 5 pF, R _L = 400 Ω		12	20	ns
t _{LZ}	Output Disable Time from Low Level	ME	Output			21	30	ns
t _{SETUP}	Setup Time	Address			0	17		ns
		Data			0	-15		ns
t _{HOLD}	Hold Time	Address			5	-7		ns
		Data			0	-14		ns
t _{WTP}	Write Enable Pulse Width				40	23		ns
t _{SR}	Sense Recovery Time					42	60	ns




Typical Performance Curves


Delay From Address To Output




Delay From Enable To High Impedance State




Delay From Enable To Low Impedance State




Minimum Write Pulse Width




Logical "0" Output Voltage vs Sink Current




Logical "1" Output Voltage vs Source Current



Sense Recovery Time




Delay From Enable To Output vs Load Capacitance



Test Circuit


Test Circuit For Delay Vs Load Capacitance



Note: In a typical application the output of the TRI-STATE memories might be wired together and one would be switching to the low impedance state at the same time the circuit previously selected would be switching back into the high impedance state. The measurements of delay versus load capacitance were made under conditions which simulate actual operating conditions in an application. (See test circuit.)




AC Test Circuit




Switching Time Waveforms


WRITE CYCLE



t_{LZ} & t_{HZ}



t_{ZL} & t_{ZH}



Note: The pulse generator has the following characteristics: $V = 3.0\text{ V}$, $t_r = 15\text{ ns}$, $t_f = 5.0\text{ ns}$, $f = 500\text{ kHz}$, duty cycle = 50%, $Z_{OUT} = 50\ \Omega$, $V_I = 1.3\text{ V}$ @ 25°C .